Creating Assertion-Based IP

Creating Assertion-Based IP

EnglishHardback
Foster Harry D.
Springer-Verlag New York Inc.
EAN: 9780387366418
On order
Delivery on Tuesday, 14. of July 2026
€159.35
Common price €177.05
Discount 10%
pc
Do you want this product today?
Oxford Bookshop Banská Bystrica
not available
Oxford Bookshop Bratislava
not available
Oxford Bookshop Košice
not available

Detailed information

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which easily integrates with the user’s existing verification environment, in other words the testbench infrastructure.

The guiding principles promoted in this book when creating an assertion-based IP monitor are:

  • modularity—assertion-based IP should have a clear separation between detection and action

  • clarity—assertion-based IP should be written initially focusing on capturing intent (versus optimizations)

A unique feature of this book is the fully worked out, detailed examples. The concepts presented in the book are drawn from the authors’ experience developing assertion-based IP, as well as general assertion-based techniques. Creating Assertion-Based IP is an important resource for design and verification engineers.

From the Foreword:

Creating Assertion-Based IP "…reduces to process the creation of one of the most valuable kinds of VIP: assertion-based VIP…This book will serve as a valuable reference for years to come."

Andrew Piziali, Sr. Design Verification Engineer
Co-Author, ESL Design and Verification: A Prescription for Electronic System Level Methodology
Author, Functional Verification Coverage Measurement and Analysis

EAN 9780387366418
ISBN 0387366415
Binding Hardback
Publisher Springer-Verlag New York Inc.
Publication date November 26, 2007
Pages 318
Language English
Dimensions 235 x 155
Country United States
Readership Undergraduate
Authors Foster Harry D.; Krolnik Adam C.
Illustrations XVIII, 318 p.
Edition 2008 ed.
Series Integrated Circuits and Systems
Manufacturer information
The manufacturer's contact information is currently not available online, we are working intensively on the axle. If you need information, write us on [email protected], we will be happy to provide it.